

Development of accelerators for ML and I(nference)aaS systems on FPGA

<u>Giulio Bianchini</u> ¹ Diego Ciangottini ² Mirko Mariotti ^{1,2} Loriano Storchi ^{3,2} Giacomo Surace ² Daniele Spiga ²

¹Dipartimento di Fisica e Geologia, Universitá degli Studi di Perugia

²INFN sezione di Perugia

³Dipartimento di Farmacia, Universitá degli Studi G. D'Annunzio

FPGA ML Accelerators and I(nference)aaS

Outline

1 Introduction FPGA firmware generation Where we left off

2 Machine Learning Inference on FPGA ML inference on FPGA The BondMachine inference First implementation Optimizations Portability

3 Model's compression

Data types in BondMachine Floating point FloPoCo FloPoCo: tests, results and analysis Integers: Quantization Quantization: tests, results and analysis

4 Accelerator in a cloud workflow Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...

5 Conclusions and Future directions

Introduction

Introduction FPGA firmware generation Where we left off

2 Machine Learning Inference on

Model's compression

4 Accelerator in a cloud workflow

FPGA firmware generation

Many projects have the goal of abstracting the firmware generation process. One of them is **BondMachine**, an opensource software framework for the dynamical generation of computer architectures that can be synthesized on one or more FPGAs <u>Workshop sul Calcolo nell'INFN Paestum 2022</u>







Workshop CCR 2023 - Loano

Where we left off In the last slide of last year's talk...

> Future directions We plan to extend the benchmarks to:

- different data types
- different boards
- compare with GPUs
- include some real power consumption measures

machine Learning Inference on FPGA

For the project:

- first DAQ use case
- complete the inclusion of Intel and Lattice FPGAs and try a more performant ZYNQ based board
- accelerator in a cloud workflow

Workshop CCR 2023 - Loano

Machine Learning Inference on FPGA

1 Introduction FPGA firmware generation Where we left off

- 2 Machine Learning Inference on FPGA ML inference on FPGA The BondMachine inference First implementation Optimizations Portability
- 3 Model's compression

Data types in BondMachine Floating point FloPoCo FloPoCo: tests, results and analysis Integers: Quantization Quantization: tests, results and analysis

- 4 Accelerator in a cloud workflow Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...
- 5 Conclusions and Future directions



Workshop CCR 2023 - Loano



Workshop CCR 2023 - Loano

From idea to implementation

Starting from High Level Code, a NN model trained with **TensorFlow** and exported in a standard interpreted by **neuralbond** that converts nodes and weights of the network

into a set of heterogeneous processors.







Inference evaluation

After checking the correctness of the probabilities of the predictions, we evaluated the implementation with a basic NN and dataset with the following metrics:

Inference speed: time taken to predict a sample i.e. time between the arrival of the input and the change of the output measured with the **benchcore**;

Resource usage: luts and registers in use;

Accuracy: as the average percentage of error on probabilities.





Mean: 10268 45 clock cycles

Latency: 102.68 µs

	nessen se asag	•
resource	value	occupancy
regs	15122	28.42%
luts	11192	10.51%

Resource usage

Workshop CCR 2023 - Loano



Workshop CCR 2023 - Loano

Results of optimization



к	Latency	Err prob0	Err prob1	pred
1	9.23 µs	0.0990	0.0990	100%
2	13.11 µs	0.0193	0.0193	100%
3	17.50 µs	0.0053	0.0053	100%
5	29.11 µs	3.1070E-05	3.1071E-05	100%
8	39.13 µs	6.5562E-07	6.6098E-07	100%
	47.66 µs	1.6162E-07	1.6525E-07	100%
	63.12 µs	1.6470E-07	1.6652E-07	100%
	79.46 µs	1.6470E-07	1.6652E-07	100%
20	102.68 µs	1.6470E-07	1.6652E-07	100%

Reduced inference times by a factor of 10 only by decreasing the number of iterations.

Different boards

All tests were done using the **Zedboard** device, but BondMachine supports different boards also from different vendors (Intel lattice).



Xilinx Zynq-7000 SoC 85000 logic cells 53200 look-up tables (LUTs)



PCle card 2800000 logic cells 1732000 Look-Up Tables (LUTs)

Special thanks to INFN - **CNAF** Riccardo Travaglini, Daniele Bonaccorsi, Marco Lorusso, Diego Michelotto, Paolo Veronesi et al.



FPGA cluster ICSC Xilinx and Intel FPGAs (Mirko Mariotti)

National supercomputing center (ICSC)

Resources are a key aspect and often a bottleneck ...

Workshop CCR 2023 - Loano



3 Model's compression

Data types in BondMachine Floating point FloPoCo FloPoCo: tests, results and analysis Integers: Quantization Quantization: tests, results and analysis

4 Accelerator in a cloud workflow Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...

5 Conclusions and Future directions

FPGA ML Accelerators and I(nference)aaS

Why change numerical precision?

The same floating point number can be represented in different ways



Pro

- Reduced memory usage
- Increased computational speed
- Lower power consumption

Cons

- Reduced accuracy
- Increased rounding errors
- Limited range

Workshop CCR 2023 - Loano

Floating point FloPoCo

FloPoCo is an open source software project that provides a toolchain for automatically generating floating-point arithmetic operators implemented in hardware.

Features:

./flopoco pipeline=yes frequency=300 FPAdd wE=8 wF=23
Final report:
|---Entity RightShifter_24_by_max_26_F300_uid4
| Pipeline depth = 1
|---Entity IntAdder_27_f300_uid8
| Not pipelined
| ---Entity LZCShifter_28_to_28_counting_32_F300_uid16
| Pipeline depth = 2
|---Entity IntAdder_34_f300_uid20
| Not pipelined
Entity FPAdd_8_23_F300_uid2
Pipeline depth = 6
Output file: flopoco.vhdl



exponent size and mantissa size can take arbitrary values

- \blacksquare 0, ∞ and <code>NaN</code> in explicit exception bits
 - not as special exponent values
 - two more exponent values available in FloPoCo
 - hardware efficient

2	⇒ 💶	₩ E	<₩F →>
exn	S		F

Tests FloPoCo implementation

We've already seen the pros and cons of changing the numerical precision

Cons Reduced memory usage Increased computational speed Lower power consumption

Reduced accuracy Increased rounding errors

Limited range

How much computationally **faster** are the arithmetic operations implemented by FloPoCo?

How do latency, accuracy, occupancy and power consumption vary by changing the numerical precision and the exponent of the exponential?

Tests and results with FloPoCo



Workshop CCR 2023 - Loano

Tests and results with FloPoCo



Workshop CCR 2023 - Loano



Workshop CCR 2023 - Loano

Tests and results with FloPoCo



Workshop CCR 2023 - Loano



Workshop CCR 2023 - Loano

Tests and results with FloPoCo



Workshop CCR 2023 - Loano

Tests and results with FloPoCo

	19	bit FloPoC	lo				16bit FloF	νοCο	
25 - UR 20 - uig 15 - UR 20 - uig 15 - UR 20 -	1 2 3	5 it 10 Epponent	i i i			23 error error 23 25 25 25 25 25 25 25 25 25 25 25 25 25	3 5 Å Departed	ió ià ié	20
К	Latency	Err prob0	Err prob1] [κ	Latency	Err prob0	Err prob1	Pred
1 3	3.80 µs	0.1229	0.009	ן ו	1	3.59 µs	1.3935	0.099	99.27%
2	5.04 µs	0.0193	0.0193		2	5.93 µs	0.0192	0.0191	100%
3	6.44 µs	0.0054	0.0054		3	6.21 µs	0.0057	0.0057	100%
5	9.21 µs	0.00024	0.00025	1	5	8.74 μs	0.00125	0.0019	100%
8	13.33 µs	0.00010	9.9151E-05	1 1	8	12.54 µs	0.00125	0.0019	100%
10	15.95 µs	0.00010	9.9151E-05	1 1	10	15.04 µs	0.0012	0.0019	100%
13	20.17 µs	0.00010	9.9151E-05	1 1	13	19.32 µs	0.0026	0.0025	99.63%
16	23.70 µs	0.00010	9.9151E-05	1 [16	22.87 µs	0.0037	1.8113	99.63%
20	29.67 µs	0.00010	9.9151E-05] [20	27.91 µs	0.0060	4.1385	98.54%

Tests and results with FloPoCo



Workshop CCR 2023 - Loano

Tests and results with FloPoCo

16bit FloPoCo					
	25- 25- 10- 10- 10- 1- 1- 2	j j j		20	
к	Latency	Err prob0	Err prob1	Pred	
1	3.59 µs	1.3935	0.099	99.27%	
2	5.93 µs	0.0192	0.0191	100%	
3	6.21 µs	0.0057	0.0057	100%	
5	8.74 µs	0.00125	0.0019	100%	
8	12.54 µs	0.00125	0.0019	100%	
		0.0010	0.0019	100%	
10	15.04 µs	0.0012	0.0019	100%	
10 13	15.04 μs 19.32 μs	0.0012	0.0019	99.63%	



Workshop CCR 2023 - Loano

Results with FloPoCo

How do latency, accuracy, occupancy and power consumption vary by changing the

numerical precision ? 14000 12000 10000 8000 6000 Bits Usage Luts 8.84% 114704 7738 14.54% 16 13.54% 19 7202 32 14306 26.89%











Bits	Power
11	0.096 W
16	0.163 W
19	0.198 W
32	0.487 W



Quantization: tests, results and analysis

Linear quantization reduces memory usage and computational complexity by representing values with fewer bits, enabling efficient deployment on resource constrained devices (but it may introduce some loss of accuracy) FloPoCo Quantization





		FloPoCo			
Bits	Luts	Regs	Power	Latency	Pred
16	7738 (14%)	5487 (5%)	0.163W	6.21 µs	100%
32	14306 (26%)	9264 (8%)	0.487W	6.84 µs	100%

Bits	Luts	Regs	Power	Latency	Pred
8	2013 (3%)	2054 (2%)	0.024W	1.60 µs	91%
16	5259 (9%)	2774 (3%)	0.087W	1.60 µs	99%
32	11823 (22%)	4718 (5%)	0.203W	1.61 µs	99%

Workshop CCR 2023 - Loano

Wrap up

Firmware generation for accelerated computing (low level) Accelerated system from ground up and Machine Learning Inference on FPGA

- highly customizable according to needs
- finding the right balance between accuracy, resource utilization, and latencies
- Easy to use for the user (high level)
 - automations everything simple
 - Firmware generation
 - Jupyter Notebooks for testing the generated firmware and collecting data
 - Jupyter Notebooks to analyze the data
 - starting from high-level code with the most well-known framework
- We want to move even higher
 - To further abstract the complexity for the user by implementing a **cloud service**

Cloud service High Level B Low Level

Workshop CCR 2023 - Loano



3 Model's compression

Data types in BondMachine Floating point FloPoCo FloPoCo: tests, results and analysis Integers: Quantization Quantization: tests, results and analysis

4 Accelerator in a cloud workflow Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...

5 Conclusions and Future directions

FPGA ML Accelerators and I(nference)aaS

Bring it to cloud level: why?

So we "know" how to build firmware for ML inference in a vendor agnostic way. Can we **integrate it with cloud-native inference as-a-service** solution to get any advantage?

- Ease of usage and flexibility
 - Being able to deploy an inference algorithm on FPGA without caring for "where" the resources are
 - Accessing ML predictions from a remote computing resource without having in place any specialized hardware or software piece
 - At the cost of increased latency \rightarrow to be carefully evaluated case by case
 - Sharing the access to the same model predictions with other collaborators

Democratic access and management

Leveraging cloud/k8s native tools, you can reuse a well established way to orchestrate the bookkeeping and distribution of the payloads

Easy Prototyping

 Automation of the build and load process -> the framework take care of vendor specific details

CHEP 2023

Implementing a KServe FPGA extension

The remote inference still an open field on many aspects, regardless we started from one of the main emerging ecosystems for ML: **Kubeflow** KServe in particular is the component responsible for providing inference endpoint as-a-Service Our simple workflow:

- **1** Train your model with your preferred framework (e.g. TF)
- 2 Store the model on a remote storage
 - S3 storage is the one used for our tests
- Oeploying the same model on a remote FPGA via a user friendly UI
- Get back the details of the endpoint to interact with





CHEP 2023

Kserve extension implementation

The main components that we developed are:

- Custom WebUI to hide complexity to the user
 - A Kubeflow managed solution exists, we are planning to integrate this work eventually
 - We need additional metadata to be passed (e.g. board model, provider, hls engine etc)
 - Translate a **model load** request into conditional actions
 - Load the bitstream file from the remote location directly
 - Pre built by the user on its own
 - building a firmware "seamlessly" on an external building machine
- Eventually load the firmware on the FPGA board via the development of a grpc server installed on the machine that have access to the board

CHEP 2023



1040

FPGA 1

hand accelert

BOWD KSERVE EROUTEND

PREDICT

hand exadict

DELETE

and erestet

Designation of the second

Model Frommore

Firmwan

FPGA Server

Where are we...

We have validated an end to end workflow with a generic ML algorithm. With the following steps:

> Load the model description to an S3 bucket Report the model URL and name in the WebUI

- Selecting HLS engine (BM in this case)
- Wait for the build server to build and store your firmware for the available FPGAs
 - Store back the firmware on S3 bucket for further reuse
 - Load the created firmware on a FPGA
- Publish the endpoint to send the prediction requests to and then do your prediction.



	← Object Browser			
	fpga-models Created on: Wed, Apr 12.2	There are and		
DikLearn XGBoost Tennofflaa DividAachu BondAachu XGC 10000 XGC 100000 XGC 10000 XGC 100000 XGC 100000 XGC 100000 XGC 1000000 XGC 1000000000000000000000000000000000000		Jonchine * Jones Successfully, going to hu predicted successfully, predicty, make homodechine * Arectory monestification rectory monestification rectory make design, synthesis * statily, make design, bitteren * 4 of noisy, bitteren * 5 of noisy, bitter	tan * • → sons successfully uploaded to Sabitar (trunare lund successfu bit successfully uploaded to	illy uploaded :
SERVICE_T	VPE APL_VERSION INFERENCE_SERVIN	•	MODEL URL ghar.lo/bondmachinehq/bond-server	





3 Model's compression

4 Accelerator in a cloud workflow

Conclusions and Future directions 5

FPGA ML Accelerators and I(nference)aaS

Future directions

- More tests and work on numerical precision
 - add more numeric types and try more numerical precisions
 - try more quantization technique
- Consolidate the work done and improve portability
 - > extend the automatisms and finalize the implementation on Alveo
 - make everything adaptable for FPGA clusters (BM is a multi-fpga system)
 - support more boards to spread our solution
 - test our solutions on ICSC (Spoke0) resources
- New estimates on energy consumption
 - Move from software energy estimates to real energy measurements
- For the cloud service implementation...
 - leveraging the kserve extension also for use cases beyond inference
 - FPGA bookkeeping
 - > Systematic measurements of performances at the various stage of the chain



website: http://bondmachine.fisica.unipg.it code: https://github.com/BondMachineHQ parallel computing paper: link contact email: giulio.bianchini@studenti.unipg.it, mirko.mariotti@unipg.it

Backup	
	Backup

BondMachine

Open source software framework for the dynamical generation of computer architectures that can be synthesized on one or more FPGAs.

- High level programming language (Golang) for both the hardware and software
- Functional style programming
- Computational graph and Neural Networks
- Architecture generating compiler



Workshop CCR 2023 - Loano

CCR

- 2015 First ideas
- > 2016 Poster
- 🕨 2017 Talk
- 2022 Talk
- 2023 Talk (Today)
- InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures at FPGA workshops ICTP 2019 and 2022
- Golab 2018 talk and ISGC 2019 PoS
- Article published on Parallel Computing, Elsevier 2022 DOI:10.22323/1.351.0020
- FPGA ML Accelerators and I(nference)aaS

A simple example

Dataset info:

Dataset name: Banknote Authentication

Description: Dataset on the distinction between genuine and counterfeit banknotes. The data was extracted from images taken from genuine and fake banknote-like samples.

- N. features: 4
- Classification: binary
- **Samples**: 1097

Neural network info: Class: Multilayer perceptron fully connected

Layers:

 An hidden layer with 1 linear neuron
 One output layer with 2 softmax neurons

Graphic representation:



Make predictions and check correctness



Thanks to PYNQ we can easily load the bitstream and program the FPGA in real time.

With their APIs we interact with the memory addresses of the BM IP to send data into the inputs and read the outputs

Dump output results for future analysis

	Software			BondMachine	
prob0	prob1	class	prob0	prob1	class
0.6895	0.3104	0	0.6895	0.3104	0
0.5748	0.4251	0	0.5748	0.4251	0
0.4009	0.5990	1	0.4009	0.5990	1

The output of the bm corresponds to the software output: it works!



Workshop CCR 2023 - Loano



Workshop CCR 2023 - Loano

Linear quantization

Linear quantization is a widely used technique in signal processing, in particular in neural networks **reduces memory usage and computational complexity** by representing values with fewer bits, enabling **efficient deployment on resource-constrained devices** (but it may introduce some loss of accuracy).



BMnumbers translates the floating point number into the quantized equivalent using the data type lqs[s]t[t]

bmnumbers --show native -cast lqs16t1 -linear-data-range 1,ranges.txt "8b<16>810818118" 0lq<16.1>13.73291015625

Corrected signed integer instructions are used in hardware

Quantized networks can be **simulated** to check if the precision is acceptable.

FPGA ML Accelerators and I(nference)aaS